PWM Half-Bridge Converter with Dual-Equally Adjustable Control Signal Dead-Time by Batarseh, Issa et al.
University of Central Florida 
STARS 
UCF Patents Technology Transfer 
12-28-2004 
PWM Half-Bridge Converter with Dual-Equally Adjustable Control 
Signal Dead-Time 
Issa Batarseh 
University of Central Florida 
Jaber Abu Qahouq 
University of Central Florida 
Hong Mao 
University of Central Florida 
Find similar works at: https://stars.library.ucf.edu/patents 
University of Central Florida Libraries http://library.ucf.edu 
This Patent is brought to you for free and open access by the Technology Transfer at STARS. It has been accepted for 
inclusion in UCF Patents by an authorized administrator of STARS. For more information, please contact 
STARS@ucf.edu. 
Recommended Citation 
Batarseh, Issa; Abu Qahouq, Jaber; and Mao, Hong, "PWM Half-Bridge Converter with Dual-Equally 
Adjustable Control Signal Dead-Time" (2004). UCF Patents. 486. 
https://stars.library.ucf.edu/patents/486 
I lllll llllllll Ill lllll lllll lllll lllll lllll 111111111111111111111111111111111 
(12) United States Patent 
Batarseh et al. 
(54) PWM HALF-BRIDGE CONVERTER WITH 
DUAL-EQUALLY ADJUSTABLE CONTROL 
SIGNAL DEAD-TIME 
(75) Inventors: Issa Batarseh, Oviedo, FL (US); Hong 
Mao, Orlando, FL (US); Jaber A. Abu 
Qahouq, Orlando, FL (US) 
(73) Assignee: University of Central Florida, 
Orlando, FL (US) 
( *) Notice: Subject to any disclaimer, the term of this 
patent is extended or adjusted under 35 
U.S.C. 154(b) by 95 days. 






Filed: Oct. 17, 2002 
Int. Cl.7 ............................................... H02M 3/335 
U.S. Cl. ....................... 363/17; 363/132; 363/56.02 
Field of Search ....................... 363/17, 132, 56.02, 
363/56.03, 56.04, 56.05 
References Cited 






2/1976 Clarke .. ... ... .. ... ... ... ... .. ... 321/2 
9/1990 Weinberg ... .. ... ... ... ... .. . 363/20 
8/1992 Murugan . ... .. ... ... ... ... .. . 363/17 
8/1992 O'Sullivan ................... 363/24 





(10) Patent No.: US 6,836,414 Bl 
Dec. 28, 2004 (45) Date of Patent: 
5,218,522 A 6/1993 
5,245,520 A 9/1993 
5,255,174 A 10/1993 
5,325,283 A 6/1994 
5,438,500 A 8/1995 
5,663,873 A 9/1997 
5,694,304 A 12/1997 
5,729,444 A 3/1998 
5,754,413 A 5/1998 
5,808,879 A 9/1998 
5,892,666 A 4/1999 
5,895,983 A 4/1999 
6,016,258 A 1/2000 
6,115,273 A * 9/2000 
6,310,785 Bl 10/2001 
6,545,883 B2 * 4/2003 
Phelps et al. ............... 363/124 
Imbertson ... ... ... .. ... ... ... 363/17 
Murugan . ... ... ... .. ... ... ... 363/17 
Farrington et al. ........... 363/21 
Ohms ... ... ... ... ... .. ... ... ... 363/24 
Bhagwat et al. . . . . . . . . . . . . . . 363/20 
Telefus et al. . . . . . . . . . . . . . . . . 363/21 
Pero! . ... ... ... ... ... .. ... ... ... 363/25 
Fraidlin et al. ............... 363/13 
Liu et al. ...................... 363/17 
Gucyski . . . . . . . . . . . . . . . . . . . . . . 363/24 
Motomura .................. 307 /106 
Jain et al. ..................... 363/17 
Geissler . . . . . . . . . . . . . . . . . . . . . . . 363/89 
Ayyanar et al. ............... 363/17 
Xing et al. .............. 363/21.11 
* cited by examiner 
Primary Examiner-Shawn Riley 
(74) Attorney, Agent, or Firm-Brian S. Steinberger; Law 
Offices of Brian S. Steinberger P.A. 
(57) ABSTRACT 
A method and system of controlling half-bridge DC-DC 
converters to achieve Zero Voltage Switching (ZVS) for at 
least one of the switches. The soft-switching half-bridge 
DC-DC converter system includes soft-switching for all 
switches by adding an additional branch with a switch and 
a diode across the primary side of an isolation transformer 
and by applying a Duty-Cycle Shifted PWM Control. 
19 Claims, 6 Drawing Sheets 
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PWM HALF-BRIDGE CONVERTER WITH 
DUAL-EQUALLY ADJUSTABLE CONTROL 
SIGNAL DEAD-TIME 
2 
Electronics, Vol.29, No.1, pp.121-125, 1993. Unfortunately, 
this scheme leads to asymmetric disadvantages because the 
two switches operate at different width of duty cycles. See 
Weiyun Chen; Peng Xu; Lee, F. C., "The optimization of 
FIELD OF THE INVENTION 
This invention is related to half-bridge direct current-
direct current (DC-DC) converter power supplies and more 
particularly, to a new duty-cycle shifted Pulse Width Modu-
lation (PWM) control scheme for half-bridge DC-DC 
converters to achieve Zero-Voltage-Switching (ZVS), and to 
a novel improved half-bridge ZVS DC-DC converter. 
5 asymmetric half bridge converter",Applied Power Electron-
ics Conference proceedings, 2001, pp. 703-707. The volt-
ages across the leg's capacitors are not identical which result 
in both the current stresses on the primary-side switches and 
the voltage and current stresses on the secondary-side rec-
BACKGROUND AND PRIOR ART 
10 tifiers being not identical. This condition requires the use of 
higher voltage rate rectifiers that in turn degrades the recti-
fication efficiency due to the higher voltage drop and higher 
reverse recovery losses. Moreover, because the DC voltage 
gain of the converter is nonlinear, for the same input voltage 
deviation, a larger duty cycle range is needed, resulting in 
15 further degrading in the converter performance. As a result, 
this asymmetric control is not suited for wide input voltage 
range applications such as 36V-75V input Telecom mod-
ules. 
With the increasing demand for higher power density in 
DC-DC conversion with much improved dynamic 
performance, converter switching frequency continues to 
increase to reduce the size and cost of passive components. 
However, with increased switching frequency, a soft switch- 20 
ing operation becomes more desirable to reduce the 
increased switching losses. For isolated DC-DC 
converters, the phase-shifted full-bridge topology can 
achieve Zero-Voltage Switching (ZVS) for its four primary-
side switches without adding additional switches, and the 25 
leakage inductance of transformer and junction capacitance 
of the Metal-Oxide Semiconductor Field-Effect Transistors 
(MOSFET) are rationally utilized to achieve soft switching 
without penalties. See R. Redl, N. 0. Sokal, L. Balogh, "A 
novel soft-switching full-bridge converter: analysis, design 30 
considerations, and experimental results at 1.5 kW, 100 
kHz", IEEE Power Electronics Specialists Conference 
Records, 1990, pp.162-172. For high-input-current 
DC-DC converters, full bridge is preferred owing to lower 
current stresses, good magnetic core utilization and no 35 
leakage inductance related ringing and losses. However, the 
complexity of the full-bridge is almost highest among the 
conventional topologies due to its large number of switches, 
and ZVS switching cannot be achieved at light load. See 
Praveen K. Jain; Harpreet Sain, "full bridge DC-DC 40 
Converter", 2000 U.S. Pat. No. 6,016,258. 
To reduce the duty cycle variation range and voltage 
stresses applied to rectifiers, an asymmetric winding struc-
ture was proposed. See Simon, Fraidlin, Valery I. Meleshin, 
"Reduced voltage stress asymmetrical DC-to-DC converter 
using first and second transformers having differing turns 
ratios" U.S. Pat. No. 5,754,413. (1998), which is said to 
allow the use of lower voltage rate rectifiers to improve the 
efficiency. Unfortunately, the asymmetric power delivering 
is still a problem that limits the power delivering efficiency. 
See Weiyun Chen; Peng Xu; Lee, F. C., "The optimization 
of asymmetric half bridge converter", Applied Power Elec-
tronics Conference proceedings, 2001, pp. 703-707. 
Asymmetric half-bridge is not suitable for wide input 
voltage range due to asymmetric voltage and current stress. 
The symmetric control scheme for half-bridge has no asym-
metric penalties; but the switches operate at a hard switching 
condition leading to undesirable switching losses and lower 
efficiency. 
SUMMARY OF THE INVENTION 
It is an important object of this invention to provide a 
novel control system for half-bridge DC-DC converters to 
achieve zero-voltage switching (ZVS). 
It is a further object of this invention to provide a soft 
switching operation for half-bridge DC-DC converters to 
reduce the switching losses and transformer leakage induc-
tance related losses without asymmetric penalties. 
It is a further object of this invention to provide a novel 
half-bridge DC-DC converter for improved fidelity, higher 
efficiency, and reliability. 
Active-clamp forward topology is another typical 
example to realize ZVS by utilizing the transformer leakage 
inductance, magnetizing inductance and MOSFETs junction 
capacitances. See Cobos, J. A.; Garcia, O.; Uceda, J.; 45 
Sebastian, J.; de la Cruz, E., "Comparison of high efficiency 
low output voltage forward topologies", Power Electronics 
Specialists Conference, PESC '94 Record., 25th Annual 
IEEE, 1994, pp. 887-894. Since the magnetic core is not 
symmetrically utilized due to leakage inductance, the topol-
ogy requires a larger transformer. 
It is a further object of this invention to provide a new 
soft-switching topology that achieves soft-switching for all 
50 the switches of the topology. 
According to the invention, there is provided a method of 
driving a half bridge DC-DC converter comprising means 
for duty cycle shifted control whereby zero-voltage-
switching (ZVS) operation is possible and a new soft-
55 switching DC-DC converter that can achieve soft-
switching for all its switches comprising an additional 
switching network across the input of the isolation trans-
former of the half bridge. 
The conventional half-bridge topology has the same num-
ber of switches as active-clamp forward topology but has 
better transformer utilization. The conventional symmetric 
PWM half-bridge topology is a popular approach for 
medium power level applications even though both primary 
switches operate at a hard switching condition, which limits 
the switching frequency due to increased switching losses. 
The complementary (asymmetric) control has been success-
fully applied to half-bridge DC-DC converters to achieve 60 
ZVS for both the high-side switch and low-side switch using 
the magnetizing current and the output inductor currents. 
See Pradeep Madhav Bhagwat, "Bias power having a 
gapped transformer component" U.S. Pat. No. 5,663,873, 
1997; and P. Imbertson and N. Mohan, "Asymmetrical duty 65 
cycle permits zero switching loss in PWM circuits with no 
conduction loss penalty," IEEE Transaction on Power 
Further objects and advantages of this invention will be 
apparent from the following detailed description of a pres-
ently preferred embodiment which is illustrated schemati-
cally in the accompanying drawings. 
BRIEF DESCRIPTION OF DRAWINGS 
Details of the invention, and of preferred embodiments 
thereof, will be further understood upon reference to the 
drawings, wherein: 
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FIG. 1 Illustrates a schematic Illustrative of the Conven-
tional Half-Bridge DC-DC Converter with the Current 
Doubler Rectifier. 
FIG. 2(a) shows the Waveforms of the Half-Bridge Iso-
lated Converter with Conventional Symmetric Control. 
FIG. 2(b) shows the Waveforms of the Half-Bridge Iso-
lated Converter with the Duty-Cycle-Shifted Control of the 
Invention. 
FIG. 3 shows an example of the Modulation Circuits and 
Waveforms for Duty-Cycle-Shifted PWM Control of the 
Invention. 
FIG. 3(a) shows the voltage waveforms of FIG. 3. 
FIG. 4 shows the ZVS Half-Bridge DC-DC Converter-
Topology of the Invention. 
FIG. 5 illustrates the Waveforms of the ZVS Half-Bridge 
DC-DC Converter Topology of the Invention. 
FIG. 6(a) shows the experimental Waveforms of the 
Switches of the Duty-Cycle-Shifted PWM Controlled Half-
Bridge Gate (Control) Signals of S1 and S2 . 
FIG. 6(b) shows the experimental Waveforms of the 
switch of the Duty-Cycle-Shifted PWM Controlled Half-
Bridge Gate (Control) Signal Zero-Voltage-Switching of S2 . 
4 
The invention as disclosed herein involves two schemes 
or topologies: (1) A new control scheme to be known as 
"Duty-Cycle Shifted PWM Control" to be applied to the 
half-bridge DC-DC converter to achieve ZVS for one of 
5 the switches without adding extra components and without 
adding asymmetric penalties of complementary control. The 
concept of this new control scheme is shifting one of the 
two-channel symmetric PWM driving signals close to each 
other, while keeping the pulse-width-modulation (PWM) 
10 control mode. As a result, ZVS may be achieved because one 
switch turns on just after the other switch is turned off. 
Moreover, because the width of the two switches duty cycles 
is kept equal, all corresponding components work at even 
conditions with even stresses as the case in the symmetric 
15 control scheme; and (2) a new full Zero-Voltage-Switching 
(ZVS) half-bridge DC-DC converter topology where ZVS 
is achieved for all switches by adding additional branch with 
a switch across the isolation transformer primary side and by 
applying the Duty-Cycle Shifted PWM Control of the inven-
20 tion. The novel half-bridge direct current to direct current 
(DC-DC) converter topology comprises: means for receiv-
ing an input voltage (Vin); means for outputting an output 
voltage (Vo); two input capacitors; an upper switch con-
FIG. 7(a) shows waveforms of the Transformer Primary 25 
Voltage and Current for a conventional Symmetric Half-
Bridge. 
nected to one of said input capacitors and a lower switch 
connected to the other of said input capacitors; a magnetic 
isolation transformer connected between said means for 
receiving an input voltage (Vin) input voltage and means for 
outputting an output voltage (Vo); and, a secondary rectifi-
cation circuit which bridges across said two input capacitors. 
FIG. 7(b) shows waveforms of the Transformer Primary 
Voltage and Current for the Duty-Cycle-Shifted Controlled 
Half-Bridge of the Invention. 
FIG. 8(a) shows Gate (Control) Signals for the Soft-
Switching Topology of the Invention at a Switching Fre-
quency of 500 kHz. 
30 It would be useful to define the meanings of words and 
phrases used herein and their applications before discussing 
the novel control means and improved half-bridge power 
supply of the invention including: 
FIG. 8(b) shows the Transformer Primary Voltage and 
Current Waveforms for the Soft-Switching Topology of the 35 
Invention at a Switching Frequency of 500 kHz. 
Zero-Voltage Switching (ZVS) is to shape the voltage 
waveform across switch and force it to drop to zero 
before turning ON that switch to eliminate or minimize 
the turn ON losses of the switch; 
FIG. 9(a) shows Waveform for ZVS of Switch S1 of the 
Soft-Switching Topology of the Invention at a Switching 
Frequency of 500 kHz. 
FIG. 9(b) shows Waveform for ZVS of Switch S2 of the 
Soft-Switching Topology of the Invention at a Switching 
Frequency of 500 kHz. 
40 
Zero-Current Switching (ZCS) is to shape the current 
waveform through the switch and force it to drop to 
zero before turning OFF that switch to eliminate or 
minimize the turn OFF losses of the switch; 
soft-switching is to Turn ON or OFF the switch at ZVS or 
ZCS or both; 
FIG. lO(a) shows Simulation waveforms of switch S3 at 
ZVS and ZCS of the Soft-Switching Topology of the Inven- 45 
tion at a Switching Frequency of 500 kHz. 
hard-switching is when the switch is not turned on or off at 
ZVS or ZCS; 
and, switches can be MOSFETs (Metal-Oxide Semiconduc-
tor Field-Effect Transistor) and each has an internal body 
diode and junction capacitor. 
FIG. lO(b) shows the Experimental waveforms of switch 
S3 at ZVS and ZCS of the Soft-Switching Topology of the 
Invention at a Switching Frequency of 500 kHz. 
FIG. ll(a) shows Experimental Efficiency Comparison 
Curves Between the Conventional Symmetric Half-Bridge 
and the Duty-Cycle-Shifted PWM Controlled Half-Bridge 
of the Invention at a Switching Frequency of 400 kHz. 
FIG. ll(b) shows Experimental Efficiency Comparison 
Curves Between the Conventional Symmetric Half-Bridge 
and the Soft-Switching Topology of the Invention at a 
Switching Frequency of 400 kHz. 
DETAILED DESCRIPTION OF PREFERRED 
EMBODIMENTS 
Before explaining the disclosed embodiments of the 
present invention in detail, it is to be understood that the 
invention is not limited in its application to the details of the 
particular arrangements shown since the invention is capable 
of other embodiments. Also, the terminology used herein is 
for the purpose of description and not of limitation. 
Reference should be made now to FIG. 1 that shows the 
50 conventional half-bridge DC-DC converter with a prior art 
current doubler rectifier. This conventional half-bridge con-
verter consists of a primary side part and a secondary side 
part, both coupled by isolation transformer T 120 of element 
120, and has input voltage Vin 105 and output voltage Vo 
55 between nodes 145Aand 145B. The primary side consists of 
two switch elements S1 of element 115A and S2 of element 
115B and two capacitor elements C1 110Aand C2 110B. The 
two primary switches and the two capacitors are connected 
in half bridge configuration as shown in FIG. 1. Lm and Lk 
60 represent the magnetizing inductance and leakage induc-
tance of element 120 or T 120, respectively. The secondary 
side can be connected in several configurations such as a 
center-tapped configuration, a full-bridge configuration, and 
a current doubler configuration. The discussion in this 
65 disclosure will consider the half-bridge with a current dou-
bler secondary side for the example and not for limitation. 
The secondary side current doubler as shown in FIG. 1 
US 6,836,414 Bl 
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consists of two switch elements 130A and 130B with diodes 
D1 and D2 as used in FIG. 1, two inductor elements L1 125A 
and L2 125B, an output capacitor C0 135 and load R 0 140. 
6 
as shown in FIG. 3 by the arrows. In other words, since Ve 
and - V c are symmetrically centered around zero, the duty 
cycle of S1 115A is regulated by moving its rising edge left 
and right, while the duty cycle of S2 115B is regulated by Different half bridge topologies can be generated using 
different control schemes to control switches S1 115A and S2 
115B of FIG. 1. One of the prior art control (driving) 
schemes is the conventional symmetric control scheme with 
5 moving its falling edge right and left, keeping S1 115A and 
S2 115B with the same duty cycle. 
its related waveforms shown in FIG. 2(a) when applied to 
the half bridge ofFIG.1. In FIG. 2 (a, b), Vgsi and Vgs2 are 
the control signals for S1 115A and S2 115B, respectively 
where logic 1 or high indicates that the switch is turned ON 
while logic 0 or low indicates that the switch is turned OFF. 
Reference should be made now to FIG. 4, which shows 
the Zero-Voltage-Switching Half-Bridge DC-DC Con-
verter Topology of the Invention. The converter topology of 
10 FIG. 4 is based on the half bridge topology of FIG. 1 with 
an additional branch having a switch across the isolation 
transformer primary side added to it. 
The topology of FIG. 4 consists of a primary side with an 
input voltage Vin of element 405, a secondary side with 
V AB is the voltage across the primary side between nodes A 
and B of the isolation transformer T 120. iP is the trans-
former primary current and im is the transformer magnetiz-
ing inductance current in the direction shown in FIG. 1. iD1 
15 output voltage Vo between nodes 445A and 445B and 
isolated by isolation transformer T 420. Lm and Lk are the 
magnetizing inductance and leakage inductance of the iso-
lation transformer T 140, respectively. The primary side 
consists of a half bridge and the additional switching net-
is the forward current through rectifier diode D1 130. When 
using the conventional symmetric control scheme of FIG. 
2(a) to control the half-bridge of FIG. 1, S1 115A and S2 
115B are turned ON and OFF at hard-switching causing 
large switching losses that are proportional to the switching 
frequency. Besides the hard switching, the conventional 
symmetric control has a leakage-inductance-related disad-
vantage. During off-time period when both switches are off, 
energy stored in the transformer leakage inductance can be 
recycled to primary DC side through the body diode of the 
switches. But because of the reverse recovery current of the 
body diode, the oscillation between the transformer leakage 
inductance and the MOSFET junction capacitance is sig-
nificant in the primary side. To suppress the ringing, tradi- 30 
tionally snubber circuits are necessarily added but the losses 
dissipated in the snubber become dramatically large, espe-
cially at high input current and at high switching frequency. 
20 work. The half bridge configuration includes elements 415A 
and 415B, which contain switches S1 415A and S2 415B 
respectively, and capacitors C1 410A and C2 410B, respec-
tively. The primary side consists of the additional switching 
network that makes it novel. This switching network con-
25 sists of elements 450 and 455. Element 455 contains an 
FIG. 2(b) shows the key waveforms of the novel duty-
cycle-shifted control of the invention disclosed herein. 35 
Based on the conventional symmetric duty cycle, S2 115B 
driving signal V gs2 is shifted left close to the driving signal 
Vgsi of S1 115A as shown in FIG. 2(b). When S1 115A is 
turned OFF, the leakage inductor Lk current and reflected 
inductor current charge and discharge junction capacitors of 40 
S1 115Aand S2115B. After the voltage across S2115B drops 
to zero, the body diode of S2 115B conducts to carry current. 
During the body diode conduction period, S2 115B may be 
turned on with ZVS. No ringing occurs during the transition 
period. Moreover, the opposite shifting is possible to achieve 45 
the ZVS for S1 115A instead of S2 115B by shifting V gsl of 
Sl 115A left close to the driving signal Vgs2 of S2 115B. 
FIG. 3 shows a modulation approach for the realization of 
duty-cycle-shifted PWM control as an example and not for 
limitation with FIG. 3(a) showing the voltage waveforms of 50 
FIG. 3. The modulation circuit of FIG. 3 has two input nodes 
305A and 305B and two output nodes 330A and 330B. The 
voltage Ve at node 305Ais inverted to -Ve at node 315B by 
circuit module 310. The voltage Ve at node 305A is com-
pared to the Voltage Vsaw, which is the saw carrier wave- 55 
form for modulation, at node 305B to generate control signal 
Vgsl at node 330A via element 320. The voltage -Ve at node 
315 is compared to the Voltage Vsaw at node 305B to 
generate control signal Vgs2 at node 330B via element 325. 
By modulating Ve and -Ve, driving signals for S1 115A 60 
and S2 115B can be generated, respectively. Because the 
falling time of the saw waveform is small, the falling edge 
of S1 115A is always close to the rising edge of S2 115B, 
which guarantees the ZVS for S2 115B (or ZVS for S1 115A 
if applied by opposite manner). This modulation method 65 
differs from the conventional PWM method by the fact that 
the direction of variation of the two duty cycles is opposite 
active switch S3 455 with its body diode and junction 
capacitor or extra capacitor across switch and element 450 
is diode D 4 with its junction capacitor or extra capacitor 
across the diode. Capacitors csl' cs2' Cs3 and CD4 may 
include the total capacitance of the junction capacitance and 
the added capacitance of housing elements 415A, 415B, 455 
and 450, respectively. The additional switching network is 
connected between nodes A and B across the primary side of 
the isolation transformer T 420 as shown in FIG. 4. 
The secondary side can be connected in several configu-
rations such as a center-tapped configuration, a full-bridge 
configuration and a current doubler configuration. The dis-
cussion in this invention will consider the half-bridge with 
current doubler secondary side as exemplary and not as a 
limitation. The secondary side current doubler as shown in 
FIG. 1 consisted of two switch elements 130A and 130B 
where diodes D1 and D2 are used in FIG. 1, two inductor 
elements 125A and 125B named as L1 and L2 respectively, 
output capacitor element 135A named C
0
, and a load ele-
ment 140 named K
0
• 
In the topology of FIG. 4, the above referenced compo-
nents have the same structure except that each is of the 400 
series, e.g., in FIG. 4 R
0 
is identified as 440. Referring again 
back to FIG. 1, ZVS of switch S2 is achieved by using the 
duty-cycle-shifted control scheme of this invention 
described earlier in this invention description. However, 
switch S1 115Astill operates at hard-switching condition. To 
achieve ZVS for S1 115A, the novel additional switching 
network of elements 440 and 455 as shown in FIG. 4 is 
introduced into the circuitry of the half-bridge of FIG. 1. 
This will result in a topology with three switches, all of 
them, S1 115A, S2 115B, and S3 115A with ZVS operation 
and surprisingly S3 also works under the ZCS operation. 
FIG. 5 shows the driving scheme of the FIG. 4 invention 
topology and its main waveforms. In FIG. 5, Vgsi and Vgs2 
are the control signals for S1 and S2 respectively and V gs3 is 
the control signal for S3 of the additional network, where 
logic 1 or high indicates that the switch is turned ON while 
logic 0 or low indicates that the switch is turned OFF. iP is 
the transformer primary current in the direction shown in 
FIG. 5. V AB is the voltage across the isolation transformer T 
primary side between nodes A and B. 
US 6,836,414 Bl 
7 
The soft-switching operation is described as follows: 
Energy stored in leakage inductance Lk of the isolation 
transformer T can be used to discharge the junction capaci-
tances of the switches to achieve ZVS. Switch S3 and diode 
D4 are added to provide a path for the leakage inductance 
current during the period when both S1 and S2 are OFF, to 
be called OFF-time interval. In other words, leakage induc-
tance stored energy is trapped during the OFF-time interval 
until it is needed. As shown in FIG. 5, before S1 is turned 
ON, S3 is turned OFF to release the trapped energy in the 
leakage inductance to discharge capacitance voltage across 
S1 furthermore creating ZVS for the switch S1 . 
To simplify the description of the operation of FIG. 4 
topology, the operation can be divided into several modes of 
operation. Referring to FIG. 5 in addition to FIG. 4, the main 
modes of operation can be described as follows: 
Mode 1 [t0 t1 ]: Before this interval (t<t0 ), S1 was ON, the 
transformer primary current iP was positive, and the second-
ary side diode D1 was reverse-biased. At t=t0 , Sl is turned 
OFF, causing the current iP to charge Cs1 and discharge C52, 
the capacitors of S1 and S2 respectively. When the voltage 
across Cs2 is discharged to zero, the body diode of S2 
conducts to carry the current, which provides ZVS condition 
for switch S2 . During this period, secondary side current i1 
and i2 freewheel through D1 and D2 , respectively. 
Mode 2 [t3 t5 ]: S1 is turned ON with ZVS at t=t1 , which 
causes the tra~sformer leakage inductance current to reset to 
zero and reverse-charged. When the primary transformer 
current reaches the reflected current of i2 , diode D2 is 
blocked and the inductor L2 is charged. At t=t2 , switch S3 is 
turned ON with ZCS, because D4 is reverse-biased and no 
current can go through S3 until S2 is turned OFF. When the 
capacitance of CD4 is greater than that of C53 , switch S3 can 
be also turned ON at ZVS. 
Mode 3 [t3 t5 ]: At t=t3 , when S2 is turned OFF, the 
primary transf~rmer current ip discharges C51 and charges 
C51 . At t=t4 , the voltage across C51 is equal to the voltage 
across C2 , which forces the current to flow through D4 and 
S3 . After this time, the transformer goes into a freewheeling 
interval. At the secondary side, inductor L1 and L2 currents 
freewheel through D1 and D2 , respectively. 
Mode 4 [t5 t6]: At t=t5 , S3 is turned OFF, causing C52 and 
C53 to be chitrged and C51 to be discharged. When C51 is 
discharged to zero, the body diode of S1 conducts to recycle 
the energy of the transformer leakage inductance. 
Mode 5 [t6 t7 ]: At t=t6 , S1 is turned ON with ZVS, and 
then the leakage inductance current is reset to zero and 
reverse-charged. When the transformer primary current ip 
increases to the reflected current of i1 to the primary side, D1 
is blocked and the converter starts to deliver power to the 
output. 
Because the load current reflected in the primary side is 
used to achieve the ZVS of S2 , the realization of ZVS is easy 
to obtain. zvs of sl is achieved by the leakage inductance 
current. S3 can be turned on at any time during the interval 
when S2 is ON. Control signal of S3 is easily obtained by 
inverting the gate (control) signal of S1 . 
Since soft-switching is achieved for all switches, the 
switching losses are greatly minimized. Furthermore, the 
energy stored in the transformer leakage inductance is 
recycled to input DC bus or utilized for ZVS operation of the 
switches. Therefore, switching-frequency-related losses are 
reduced significantly, which provides converters potential to 
operate at higher frequencies and higher efficiency. 
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and current stresses are the same. Although the voltage 
waveform applied to the transformer is different, the 
voltage-second value and magnetizing B-H (flux density-
magnetizing force) loop of transformer are the same. The 
5 peak and rms (root-mean-square) values of input and output 
currents flowing through the transformer are also the same 
for both schemes. Hence, the invented duty-cycle-shifted 
control and the invented full soft-switching topology make 
no difference in the characteristics and design of the isola-
10 tion transformer compared to the conventional scheme. 
On the secondary side, even though the currents through 
rectifiers (diodes) have different waveforms in the two 
control approaches, the peak and rms values of the wave-
forms are equal. Moreover, the inductors voltage-second 
15 value and current peak and rms values are the same for both 
control approaches, hereinafter called schemes. 
Therefore, the voltage and current stresses for the 
secondary-side switches and inductors are the same for both 
schemes. Consequently, there is no stress penalty added 
20 using the invention schemes. But, the advantage of mini-
mizing the losses is achieved to operate at higher switching 
frequency with higher efficiencies. Operating at higher 
switching frequency is preferred for reasons such as mini-
mizing the magnetic components and capacitors size to 
25 achieve higher power density. Operating with higher effi-
ciencies reduce the heat generated by the converter and 
allows higher power density and smaller size packaging. 
To experimentally verify the improvement made by this 
invention, a prototype with 3.3V output voltage, 25 A 
30 full-load current, and 36V-75V input voltage range was 
built to evaluate the two methods of this invention, namely, 
the duty-cycle-shifted PWM control method, and the new 
full soft-switching topology with the additional switching 
network. It must be noted that the objective of this prototype 
35 is to compare the conventional method of the prior art to the 
invention methods relative to each other under the same 
experimental conditions, and it is not to limit the perfor-
mance of this invention to the results obtained by this 
prototype since better results can be achieved using better 
40 devices and packaging techniques. 
Using the same experimental prototype, three topology 
methods have been tested and evaluated: the conventional 
symmetric half-bridge of the prior art; the duty-cycle-shifted 
PWM controlled half-bridge of this invention; and, the 
45 duty-cycle-shifted PWM controlled new full soft switching 
half-bridge topology with the additional switching network. 
The resulting data is hereafter set forth in FIG. 6-FIG. 11. 
FIG. 6(a, b) shows the experimental waveforms of the 
primary-side switches when duty-cycle-shifted control 
50 scheme of the invention is applied to the half bridge. FIGS. 
6(a) and (b) show gate (control) signals for both switches S1 
and S2 , and zero-voltage-switching waveforms of S2 , 
respectively. 
FIG. 7(a,b) shows the transformer primary voltage and 
55 current at full load with 48V input voltage in both cases 
when the conventional symmetric control of the prior art is 
used (see FIG. 7(a)) and when the duty-cycle-shifted control 
of the invention is applied to the half-bridge (see FIG. 7(b)). 
FIG. 8(a,b) shows the experimental gate signals of the 
60 primary-side switches (FIG. 8(a)) and transformer primary-
side voltage and current waveforms (see FIG. 8(b)) at 
full-load at a switching frequency of 500 KHz for the new 
soft-switching topology with additional switching network 
of the invention. 
Comparing the novel control approach of the invention, 65 
the duty-cycle-shifted PWM control, with the conventional 
symmetric control, in the primary side, the switch voltage 
FIG. 9(a,b) shows the gate signals and drain-to-source 
voltage of switch S1 (see FIG. 9(a)) and S2 (see FIG. 9(b)) 
for the new soft-switching topology with additional switch-
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ing network of the invention. It is clear that both S1 and S2 
are turned ON at ZVS. The switching frequency is 500 KHz. 
FIG. lO(a,b) shows the ZVS and ZCS switching of switch 
10 
across it decays to zero whereby both its switching losses is 
reduced as well as said isolation transformer leakage induc-
tance related losses. 
S3 . From the simulation waveforms of FIG. lO(a), S3 is 
turned ON at ZVS and ZCS. The ZVS of S3 is also verified 
7. The half-bridge DC-DC converter of according to 
5 claim 1 wherein a third middle switch and diode is con-
by the experimental waveforms shown in FIG. lO(b). 
Consequently, experimental waveforms verify that all 
primary-side switches operate at ZVS, and leakage-
inductance-related ringing and reverse recovery problem in 
the primary side are greatly reduced. Therefore, higher 10 
efficiency and the ability for operation at higher switching 
frequency is obtained with the topology and control scheme 
of the two inventions. The switching frequency is at 500 
KHz. 
nected across the isolation transformer primary side between 
a connection node of the upper and lower switches and a 
connection node of the two input capacitors. 
8. The half-bridge DC-DC converter of according to 
claim 7 wherein a control signal of pulse width modulation 
of the upper switch is delayed at the falling edge of one 
signal while accelerating commencement of the rising edge 
of the lower switch while the middle switch is driven by a 
control signal that turns it ON any time during the ON period 
of the upper switch, and turns it OFF just before turning ON 
FIG. ll(a,b) shows plots of the experimental efficiency 
curves at a switching frequency of 400 KHz. FIG. ll(a) 
compares the efficiency between the conventional symmet-
15 the lower switch. 
9. The half-bridge DC-DC converter of according to 
claim 7 wherein the upper switch is turned ON directly after 
turning OFF the lower switch causing the upper switch to be 
turned ON after the voltage across it drops to zero while the 
ric half-bridge and the duty-cycle-shifted PWM controlled 
half-bridge of the invention. FIG. ll(b) compares the effi-
ciency between the conventional symmetric half-bridge and 
the new soft-switching topology of the invention. 
While the invention has been described, disclosed, illus-
trated and shown in various terms of certain embodiments or 
modifications which it has presumed in practice, the scope 
of the invention is not intended to be, nor should it be 
deemed to be, limited thereby and such other modifications 
or embodiments as may be suggested by the teachings herein 
are particularly reserved especially as they fall within the 
breadth and scope of the claims here appended. 
20 middle switch is driven by a control signal that turns it ON 
any time during the ON period of the upper switch, and turns 
it OFF just before turning ON the lower switch. 
10. The half-bridge DC-DC converter of according to 
claim 7 wherein the upper switch is turned ON directly after 
25 the voltage across it decays to zero whereby both its switch-
ing losses is reduced as well as said isolation transformer 
leakage inductance related losses while the middle switch is 
driven by a control signal that turns it ON any time during 
the ON period of the upper switch, and turns it OFF just 
What is claimed is: 30 before turning ON the lower switch. 
1. A half-bridge direct current to direct current(DC-DC) 
converter comprising: 
(a) means for receiving an input voltage (Vin); 
11. The half-bridge DC-DC converter of according to 
claim 7 wherein said middle switch is turned ON after both 
the voltage and current across it and through it decays to 
zero whereby it results in both Zero-Current Switching 
(b) means for outputting an output voltage (Vo); 
(c) two input capacitors; 
35 (ZCS) and Zero-Voltage Switching (ZVS) turn ON condi-
(d) an upper switch connected to one of said input 
capacitors and a lower switch connected to the other of 
said input capacitors: 
( e) a magnetic isolation transformer connected between 40 
said means for receiving an input voltage(Vin) input 
voltage and means for outputting an output voltage 
(Vo); and, 
(f) a secondary rectification circuit which bridges across 
said two input capacitors, wherein pulse width modu- 45 
lation of the upper switch is delayed at the falling edge 
of one signal while accelerating commencement of the 
rising edge of the lower switch. 
2. The half-bridge DC-DC converter of claim 1 wherein 
the upper switch is turned ON directly after turning OFF the 50 
lower switch causing the upper switch to be turned ON after 
the voltage across it drops to zero. 
3. The half-bridge DC-DC converter of claim 1 wherein 
the upper switch is turned ON directly after the voltage 
across it decays to zero whereby both its switching losses is 55 
reduced as well as said isolation transformer leakage induc-
tance related losses. 
4. The half-bridge DC-DC converter of claim 1 wherein 
pulse width modulation of the lower switch is delayed at the 
falling edge of one signal while accelerating commencement 60 
of the rising edge of the upper switch. 
tion. 
12. A method of driving a half bridge zero-voltage-
switching (ZVS) direct current to direct current converter 
comprising the steps of: 
modifying pulse width of individual control pulses within 
a dead time of a control signal, wherein said converter 
is modified by an additional circuit across the input of 
an isolation transformer with a series connected auxil-
iary switch with its junction capacitor and connected 
diode with its junction capacitor to provide for ZVS. 
13. The method of claim 12 wherein reversible means are 
provided for delaying pulse width modulation of a lower 
switch at a falling edge of one signal while accelerating 
commencement of a rising edge of an upper switch. 
14. The method of claim 12 wherein pulse width modu-
lation of the upper switch is delayed at the falling edge of 
one signal while accelerating commencement of the rising 
edge of the lower switch. 
15. The method of claim 12 wherein the upper switch is 
turned ON directly after the voltage across it decays to zero 
whereby both its switching losses is reduced as well as said 
isolation transformer leakage inductance related losses. 
16. The method of claim 12 wherein the upper switch is 
turned ON directly after the voltage across it decays to zero 
whereby both its switching losses is reduced as well as said 
isolation transformer leakage inductance related losses. 
5. The half-bridge DC-DC converter of claim 1 wherein 
the lower switch is turned ON directly after turning OFF the 
upper switch causing the lower switch to be turned ON after 
the voltage across it drops to zero. 
6. The half-bridge DC-DC converter of claim 1 wherein 
the lower switch is turned ON directly after the voltage 
17. A half bridge zero voltage-switching (ZVS) direct 
current to direct current (DC-DC) converter comprising an 
additional circuit across the input of an isolation transformer 
65 with a series connected auxiliary switch with its junction 
capacitor and connected diode with its junction capacitor to 
provide for ZVS. 
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18. A half-bridge direct current to direct current(DC-
DC) converter comprising: 
(a) means for receiving an input voltage (Vin); 
(b) means for outputting an output voltage (Vo); 
(c) two input capacitors; 
(d) an upper switch connected to one of said input 
capacitors and a lower switch connected to the other of 
said input capacitors: 
5 
( e) a magnetic isolation transformer connected between 10 
said means for receiving an input voltage(Vin) input 
voltage and means for outputting an output voltage 
(Vo); and, 
12 
(f) a secondary rectification circuit which bridges across 
said two input capacitors, wherein pulse width modu-
lation of the lower switch is delayed at the falling edge 
of one signal while accelerating commencement of the 
rising edge of the upper switch. 
19. A method of driving a half bridge zero-voltage-
switching (ZVS) direct current to direct current converter 
comprising the steps of: 
delaying pulse width modulation of a lower switch at a 
falling edge of one signal while accelerating com-
mencement of a rising edge of an upper switch. 
* * * * * 
